Power MOSFET

90 V, 17 m Ω , 50 A, Single N-Channel

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	90	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-		T _C = 25°C	I _D	50	Α
rent R _{θJC} (Notes 1 & 3)	Steady	T _C = 100°C		35	
Power Dissipation R _{θJC}	State	T _C = 25°C	P _D	100	W
(Note 1)		T _C = 100°C		50	
Continuous Drain		T _A = 25°C	I _D	10	Α
Current R _{θJA} (Notes 1, 2 & 3)	Steady	T _A = 100°C		7.0	
Power Dissipation R _{θJA}	State	State $T_A = 25^{\circ}C$ P_D	4.0	W	
(Notes 1 & 2)		T _A = 100°C		2.0	
Pulsed Drain Current	T _A = 25°	C, t _p = 10 μs	I _{DM}	310	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			IS	50	Α
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{GS} = 10 V, I _{L(pk)} = 31 A, L = 0.3 mH, R _G = 25 Ω)			E _{AS}	144	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain)	$R_{\theta JC}$	1.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	R _{0.IA}	38	


- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	V _{(BR)DSS} R _{DS(on)}		
90 V	16.7 mΩ @ 10 V	50 A	
	20.4 mΩ @ 4.5 V	30 K	





MARKING DIAGRAMS & PIN ASSIGNMENT



= Year WW = Work Week 6820L = Device Code = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NVD6820NLT4G	DPAK (Pb-Free)	2500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		90			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				87		mV/°C
Zero Gate Voltage Drain Current	o Gate Voltage Drain Current I_{DSS} $V_{GS} = 0 \text{ V}, \qquad T_{J} = 0 \text{ V}$		T _J = 25°C			1.0	μΑ
		$V_{DS} = 90 \text{ V}$	T _J = 125°C			100	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			± 100	nA
ON CHARACTERISTICS (Note 4)					•	•	•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-6.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I	_O = 20 A		11.6	16.7	mΩ
	-	V _{GS} = 4.5 V, I	_D = 20 A		12.9	20.4	1
CHARGES, CAPACITANCES AND GA	TE RESISTANCE	ES .			•	•	
Input Capacitance	C _{iss}				4209		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,} $ $V_{DS} = 25 \text{ V}$			253		
Reverse Transfer Capacitance	C _{rss}				187		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 72 \text{ V},$ $I_{D} = 20 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 72 \text{ V},$ $I_{D} = 20 \text{ A}$			44		nC
					83		
Threshold Gate Charge	Q _{G(TH)}				4.3		1
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 10 \text{ V}, V_{E}$ $I_{D} = 20$	_{)S} = 72 V,		12.5		1
Gate-to-Drain Charge	Q _{GD}	10 - 20	^		22		1
SWITCHING CHARACTERISTICS (Not	e 5)				•	•	
Turn-On Delay Time	t _{d(on)}				19		ns
Rise Time	t _r	VGS = 10 V. Vr	nn = 72 V.		98		1
Turn-Off Delay Time	t _{d(off)}	V_{GS} = 10 V, V_{DD} = 72 V, I_{D} = 20 A, R_{G} = 2.5 Ω			36		1
Fall Time	t _f				59		1
DRAIN-SOURCE DIODE CHARACTER	RISTICS				•		
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 20 A	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$		0.84	1.2	V
Reverse Recovery Time	to-		1J = 123 O		39		ne
<u> </u>	t _{RR}	V_{GS} = 0 V, dIs/dt = 100 A/ μ s, I _S = 20 A			1		ns
Charge Time	ta				27		4
Discharge Time	tb				12		
Reverse Recovery Charge	Q _{RR}				55		nC


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



 $(V_{DS}) \geq 10 \text{ V}$ $(V_{DS}) = 10 \text{ V}$

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 12. Thermal Response

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369C

ISSUE D




- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
 6. DATUMS A AND B ARE DETERMINED AT DATUM

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74	REF	
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular purpose, not uose Science asy analysis of the tree application of use of any product of circuit, and specifications can state and an inability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative